Attorney Docket No. 05655P006

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

TITLE OF THE INVENTION:

METHOD AND APPARATUS TO IMPLEMENT THE DATA ENCRYPTION STANDARD ALGORITHM

INVENTOR:

TIM KISZELY

Prepared by:

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN
12400 WILSHIKE BOULEVARD
SEVENTH FLOOR
LOS ANGELES, CA 90025-1026
Telephone: (512) 330-0844
Facsimile: (512) 330-0476

Express Mail Certificate Under 37 CFR 1.10

This paper and any papers indicated as being transmitted herewith, are being deposited with the U.S. Postal Service on this date <u>January 17, 2002</u>, in an Express Mail envelope, as Express Mail Number <u>EL 863955289 US</u> addressed to Box Patent Application, Commissioner For Patents, Washington, D.C. 20231.

<u>Xanuary 17, 200</u>Z

Keina R. Bernfeld

BACKGROUND

Field of the Invention

[0001] The present invention is related to the field of data encryption. In particular, the present invention is related to a method and apparatus to implement the data encryption standard algorithm.

Description of the Related Art

encrypting and decrypting binary information comprising of 64 bits using a 64-bit key. (Please see the federal information processing standards (FIPS) publication 46-2). The DES specifies both encrypting and decrypting operations, and decrypting is accomplished by using the same key as is used for encrypting but with the schedule for addressing the key bits altered so that decrypting is the reverse of the encrypting process.

[0002] The data encryption standard (DES) specifies a cryptographic algorithm for

[0003] A key in the DES consists of 64 binary bits, 56 of these bits are randomly generated and are used by the DES algorithm. The other 8 bits of the key are used for error detection. Users of the encrypted computer data must have the key that was used to encrypt the data in order to decrypt it.

[0004] A data block that is to be encrypted is subject to an initial permutation (IP), then to a complex key-dependent computation, and finally to a permutation which is the inverse of the initial permutation (IP^{-1}).

[0005] Figure 1 illustrates a block diagram of a prior art DES implementation. As illustrated in Figure 1, at 105 an input comprising a 64-bit block of data is subject to an IP, to form a permuted input block. The permuted input block is split into a left

data block L_{i-4} 120 and a right data block R_{i-4} 115. Each block L_{i-4} and R_{i-4} comprises 32 data bits. Figure 1 illustrates 4 DES iterations (181-184) of the 16 DES iterations specified in (FIPS) publication 46-2.

[0006] Mathematically, for each DES iteration if the 64 bits of an input block consists of a 32-bit block L followed by a 32-bit block R, then, the input block 105 is LR.

[0007] Let K be a block of 48 bits chosen from the 64-bit key. Then the output L'R' of a single DES iteration with input LR is defined by:

where (+) in equation [1] denotes bit-by-bit addition modulo 2, i.e., an exclusive-or (XOR) function. The next DES iteration uses as input the output from the previous iteration. For the first DES iteration 181, the input block is the left data block $L_{i,4}$ 120 and the right data block R_{i-4} 115. After the first DES iteration, the output block is:

[0008] While the first 15 iterations have as their output L'R', the standard specifies that the output of the 16th iteration is R'L' (also called the pre-output block), which is input into an inverse permutation to generate an encrypted output L'R'. At each iteration, a different block K of key bits, called a sub key, is chosen from the 64-bit key. For details on choosing a sub key block in each DES iteration [1] please refer to FIPS publication 46-2.

[0009] The first DES iteration 181 includes a cipher function f(R, K) that comprises expanding R_{i-4} 115 from 32 bits to 48 bits using expanding function E_{i-4} 121. Thus, expanding function E_{i-4} 121 takes a block of 32 R_{i-4} bits as input and generates a block of 48 bits as output. The 48-bit expanded R_{i-4} output and a first arrangement of

48 sub key bits K_{i-4} 125 are exclusive-or'd using an exclusive-or function called the first key exclusive-or function 130. The 48 bit output from the first key XOR function 130 is input into a selection function S_{i-4} 135 to obtain a 32 bit selection function output. Selection function S_{i-4} 135 comprises 8 unique selection subfunctions, each of which take 6 bits of the 48 bit output from the first key exclusive-or function 130 as input and yields a 4-bit output. The 32-bit selection function S_{i-4} 135 output is input into a permutation function P_{i-4} 140 to yield a 32-bit permuted result. A second exclusive-or function, called the first L component XOR function 145, exclusive-ors the 32-bit permuted result with the 32 bit left data block L_{i-4} 120 to yield a right output block R_{i-3} 155 of the first DES iteration 181. The left output block, L_{i-3} 150 of the first DES iteration comprises the 32-bits of the right data block R_{i-4} 115. This completes the first DES iteration 181.

[0010] The left output block, L_{i-3} 150 and the right output block R_{i-3} 155 of the first DES iteration 181 serve as input into the second DES iteration 182 to obtain outputs L_{i-2} 161 and R_{i-2} 162 respectively as described above. Thus, R_{i-3} 155 is input into expanding function E_{i-3} 154, and the output from expanding function E_{i-3} 154 is exclusive-ord with a second key block K_{i-3} 157 using a second key XOR function 156. The output from the second key XOR function 156 is input into selection function S_{i-3} 158, and the output from selection function S_{i-3} 158 is input into permutation function P_{i-3} 159 to yield a 32 bit permuted result. The output from permutation function P_{i-3} 159 is exclusive-ord with L_{i-3} 150 using a second L component XOR function 160 to form output R_{i-2} 162. The left output block,

 L_{i-2} 161 of the second DES iteration 182 comprises the 32-bits of the right data block R_{i-3} 155.

[0011] Subsequent DES iterations are repeated multiple times (e.g., at least 16 times) using the output from the previous iteration, with different key blocks. After the multiple iterations, a left and a right pre-output block is obtained. The pre-output blocks are input into IP^{-1} (not shown) to obtain an encrypted output.

[0012] As illustrated in Figure 1 each cipher function f(R, K) includes two XOR functions (e.g., the first key XOR function 130, and the first L component XOR function 145 of the first DES iteration 181) in the critical path of the calculation. Therefore, for 16 DES iterations, thirty-two XOR functions are in the critical path, and as a result the encryption and / or decryption of data is inefficient.

BRIEF SUMMARY OF THE DRAWINGS

[0013] Examples of the present invention are illustrated in the accompanying drawings. The accompanying drawings, however, do not limit the scope of the present invention. Similar references in the drawings indicate similar elements.

[0014] Figure 1 illustrates a block diagram of a prior art DES implementation;

[0015] Figure 2 illustrates a block diagram of a DES implementation according to one embodiment of the invention;

[0016] Figure 3 illustrates an apparatus for a DES implementation according to one embodiment of the invention.

DETAILED DESCRIPTION

[0017] Described is a method and apparatus for implementing the DES algorithm. In the following description numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent, however, to one of ordinary skill in the art that the present invention may be practiced without these specific details. In other instances, well-known architectures, steps, and techniques have not been shown to avoid obscuring the present invention.

[0018] In addition, it should be understood that the embodiments described herein are not related or limited to any particular hardware technology. Rather, the embodiments described may be constructed using various technologies (e.g., bi-polar technology, complimentary-metal-oxide-semiconductors (cmos) technology, etc.) in accordance with the teachings described herein. Similarly, it may prove advantageous to construct a specialized apparatus to perform the teachings described herein by way of discrete components, or by way of an integrated circuit that uses one or more integrated circuit die that may be interconnected. Lastly, repeated usage of the phrase "in one embodiment" does not necessarily refer to the same embodiment, although it may.

[0019] Figure 2 illustrates a block diagram of a DES implementation according to one embodiment of the invention. As illustrated in Figure 2, the four DES iterations (181-184) of Figure 1 are performed in a single clock cycle 200. Thus, the embodiment of Figure 2 performs 16 DES iterations in 4 clock cycles. Although the embodiment of Figure 2 illustrates 4 DES iterations in a single clock cycle, other embodiments may perform other multiples (even or odd multiples) of DES iterations in a single clock cycle.

[0020] The embodiment of Figure 2 illustrates a permuted input block split into a left data block L_{t-4} 220 and a right data block R_{t-4} 215. Each block L_{t-4} and R_{t-4} comprises 32 data bits. The left data block L_{t-4} 220 and the right data block R_{t-4} 215 are expanded to 48 bits using the same expanding function E (In Figure 2, L_{t-4} 220 and R_{t-4} 215 respectively provided to instances of expanding function E_{t-3} 221 and E_{t-4} 222). Details of the expansion function E may be found in FIPS publication 46-2.

[0021] For each DES cycle, 200, if the 64 bits of an input block is split into a left 32-bit block L_{i-4} followed by a right 32-bit block R_{i-4} , then, the permuted input block is $L_{i-4}R_{i-4}$.

[0022] Let K represent four blocks of 48 bits chosen from the 64-bit key. Then the output $L_i R_i$ of a single DES cycle 200 with input $L_{i-4} R_{i-4}$ is defined by:

[0024] where
$$P_{i-4} = g(R_{i-4}, K_{i-4})$$
[4]

$$P_{i-3} = g(L_{i-3}, R_{i-4}, K_{i-3})$$
[5]

$$P_{i-2} = g(R_{i-4}, K_{i-2})$$
[6]

$$P_{i-1} = g(L_{i-4}, R_{i-4}, K_{i-1})$$
 [7]

[0025] For each of the DES iterations in Figure 2, four different blocks of key bits (225, 255, 275, and 290), called sub keys, are chosen from a 64-bit key. For details on choosing a key block please refer to FIPS publication 46-2.

[0026] After expanding the left data block L_{i-4} 220 using expanding function E_{i-3} 221 and the right data block R_{i-4} 215 using expanding function E_{i-4} 222 respectively, the output from expanding function E_{i-4} 222 is exclusive-ord, using a key XOR function

230, with a first sub-key block K_{i-4} 225. The output from key XOR function 230 is input into a selection function S_{i-4} 235, and a first output from S_{i-4} 235 is input into a permutation function P_{i-4} 240.

[0027] Details of the permutation function may be found in FIPS publication 46-2.

An alternate embodiment of the permutation function P is shown in Table 1.

Permutation Function Bit Mapping

P Output Bits 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

P Input Bits 16 25 12 11 3 20 4 15 31 17 9 6 27 14 1 22

P Output Bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
P Input Bits	30	24	8	18	0	5	29	23	13	19	2	26	10	21	28	7

Table 1

[0028] Table 1 illustrates that permutation function P re-arranges the input to the permutation function P to yield the 32-bit output. For example, bits 16, 25 and 12 at the input of the permutation function yield bits 31, 30 and 29 at the output of the permutation function, and so on. Thus, the output of selection function S_{i-4} 235 is rearranged by permutation function P_{i-4} 240. Hence, $P_{i-4} = g(R_{i-4}, K_{i-4})$ as illustrated in [4].

[0029] In addition, a second output from selection function S_{i-4} 235 is input into a merged permutation and expansion (MPE) function $MP_{i-4}^iE_{i-3}^i$ 245. The MPE function is illustrated in Table 2. (Note: the data in Table 1 and Table 2 is represented in msb:lsb bit format and not in the big endian format).

[0030]

MEP function Output Bit	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24
MEP function Input Bit	7	16	25	12	11	3	11	3	20	4	15	31	15	31	17	9	6	27	6	27	14	_1	22	30
MEP function Output Bit	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Table 2

[0031] As illustrated in Table 2, the input to the MPE function is rearranged and expanded to form a 48-bit block of data from a 32-bit data block. For example, bits 7, 16, and 25 at the input of the MPE function, at 245, form bits 47, 46, and 45 at the output of the MEP function.

[0032] The MPE function $MP'_{i-4}E'_{i-3}$ 245 combines functions P_{l-4} 140 and E_{l-3} 154 of Figure 1. The output from the MPE function $MP'_{l-4}E'_{l-3}$ 245, the output from E_{l-3} 221, and a second sub key block, K_{l-3} 255, comprising 48 key bits are input into a first merged L component key XOR function 250. The first merged L component key XOR function 250 effectively performs the operations of the first L component XOR function 145 and the second key XOR function 156 of Figure 1 (it should now be understood that the expanding function 221 is used because its output is being inserted into the critical path after the $MP'_{l-4}E'_{l-3}$ 245 as L_{l-4} at the first merged L component key XOR function 250, as opposed to in an unexpanded form at the first L component XOR function 145). The output from the first merged L component key XOR function 250 is input into selection function S_{l-3} 260. The first output from S_{l-3} 260 is input into permutation function P_{l-3} 265, and the second output from S_{l-3} 260 is input into MPE function $MP'_{l-3}E'_{l-2}$ 270. Thus, $P_{l-3} = g(L_{l-3}, R_{l-4}, K_{l-3})$ as illustrated in [5].

[0033] The MPE function $MP_{i\rightarrow}^{\cdot}E_{i-2}^{\cdot}$ 270 combines functions $P_{i\rightarrow}$ 159 and $E_{i\rightarrow}$ 163 of Figure 1. The output from MPE function $MP_{i\rightarrow}^{\cdot}E_{i\rightarrow}^{\cdot}$ 270, a third sub key block $K_{i\rightarrow}$ 275, comprising 48 key bits, and the output from expanding function $E_{i\rightarrow}$ 222 are exclusive-ord, using a second merged L component key XOR function 280. The second merged L component key XOR function 280 effectively

performs the operations of the second L component XOR function 160 and the third key XOR function 165 of Figure 1 (it should now be understood that the output of the expanding function 222 is used because its output is being inserted into the critical path after the $MP_{i-3}^{i}E_{i-2}^{i}$ 270 as L_{i-3} at the second merged L component key XOR function 280, as opposed to in an unexpanded form at the second L component XOR function 160). The output from the second merged L component key XOR function 280 is input into the selection function S_{i-2} 282. Selection function S_{i-2} 282 has two outputs, the first output from S_{i-2} 282 is input into permutation function P_{i-2} 284, and the second output from S_{i-2} 282 is input into MPE function $MP_{i-2}^{i}E_{i-1}^{i}$ 286. Thus, $P_{i-2} = g(R_{i-4}, K_{i-2})$ as illustrated in [6].

[0034] The MPE function $MP_{i-2}^{l}E_{i-1}^{l}$ 286 combines functions P_{i-2} 169 and E_{i-1} 173 of Figure 1. The output from MPE function $MP_{i-2}^{l}E_{i-1}^{l}$ 286, a fourth sub key block K_{i-1} 290, comprising 48 key bits, the output from expanding function E_{i-3} 221, and the output from MPE function $MP_{i-4}^{l}E_{i-3}^{l}$ 245 are exclusive-ord (e.g., using a four input exclusive-or gate), using a third merged L component key XOR function 288. The third merged L component key XOR function 288 effectively performs the operations of the third L component XOR function 170 and the fourth key XOR function 175 of Figure 1 (it should now be understood that the expanding function 221 is used because its output is being inserted into the critical path after the $MP_{i-2}^{l}E_{i-1}^{l}$ 286 as L_{i-2} at the third merged L component key XOR function 288, as opposed to in an unexpanded form at the third L component XOR function 170. The output from the third merged L component key XOR function 288 is input into the selection function S_{i-1} 296. Selection function S_{i-1} 296 has one output, the output

from S_{i-1} 296 is input into permutation function P_{i-1} 297. Thus, $P_{i-1} = g(L_{i-4}, R_{i-4}, K_{i-1})$ as illustrated in [7].

[0035] The 32 bit output from permutation function P_{i-1} 297, the 32 bit output from permutation function P_{i-3} 265, and the 32 bit right data block R_{i-4} 215 are input into a first collected L component XOR function 298 to obtain an intermediate ciphered right data word R_i 299. Specifically, the exclusive-oring of R_{i-4} 215 (acting as L_{i-3}) with the output of P_{i-3} 159 generates R_{i-2} , which is the equivalent of L_{i-1} ; the exclusive-oring of this L_{i-1} with the output of P_{i-1} 297 produces R_i 299. So also, the 32 bit output from permutation function P_{l-4} 240, the 32 bit output from permutation function P_{l-2} 284, and the 32 bit left data block L_{l-4} 220 are input into an XOR function, called the second collected L component XOR function 292 to obtain an intermediate ciphered left data word L_i 294. (Specifically, the exclusive-oring of L_{i-4} with the output of P_{i-4} 240 generates R_{i-3} , which is the equivalent of L_{i-2} ; the exclusive-oring of this L_{i-2} with the output of P_{i-2} 284 produces L_i 294). [0036] In one embodiment, the output from L_i 294 and R_i 299 is fed back as an input to L_{i-4} 220 and R_{i-4} 215. This feed back of data is repeated multiple times (e.g., 4 times to complete 16 DES iterations), with different sub key blocks. In one embodiment, after the fourth clock cycle (i.e., after the 16th DES iteration), the outputs from L_i 294 and R_i 299 obtained are the pre-output blocks. These pre-output blocks are input into IP-1 (not shown) to obtain a DES encrypted output. [0037] L_i 294 and R_i 299 (i.e., the output after 4 DES iterations) in Figure 2 correspond with the values of L_i 187 and R_i 188 in prior art Figure 1. However, as

illustrated in Figure 2, in order to obtain L_i 294 and R_i 299 the data flows through six XOR gates (i.e., XOR gates 230, 250, 280, 288, 292 and 299). More particularly, for the four DES iterations illustrated in Figure 2, only five of the six XOR gates (i.e., XOR gates 230, 250, 280, 288, and 298) are in the critical path of the DES calculation, whereas in the prior art of Figure 1 for four DES iterations, eight XOR gates (i.e., XOR gates 130, 145, 156, 160, 165, 170, 191, and 177) are in the critical path of the calculation. By eliminating XOR gates (145, 160, and 170) from the critical path the efficiency with which data is encrypted and / or decrypted is significantly improved.

[0038] In one embodiment, L_i 294 is calculated concurrently with the input of data into MPE function $MP_{i-2}E_{i-1}$ 286, achieving a further increase in efficiency.

[0039] In the embodiment illustrated in Figure 2, the 16 DES iterations (required by the DES specification) have twenty XOR gates in the critical path. Having twenty XOR gates in the critical path for sixteen DES iterations as opposed to 32 XOR gates required in the critical path of the prior art increases the efficiency of the DES algorithm calculation.

[0040] While in one embodiment the functions shown in Figure 2 are each performed in a separate hardware module (e.g., L_{i-4} 220 is expanded using one hardware expanding module, while R_{i-4} 215 is expanded using another hardware expanding module), in alternative embodiments certain modules are shared by two or more of the functions illustrated in Figure 2. Similarly, while in one embodiment the exclusive-or functions are implemented using exclusive-or gates, alternative embodiments implement one or more of the XOR functions using a different combination of gates. Although the embodiment of Figure 2 illustrates performing 4 DES iterations per

cycle, other embodiments may use other multiples of DES iterations so long as each DES cycle uses one or more MEP functions, and moves the non-key XOR functions out of the critical path.

[0041] In one embodiment, the circuit performing the functions shown in Figure 2 is implemented in an execution unit in a co-processor that communicates with a host processor via a bus, alternative embodiments may have multiple execution units within the co-processor wherein each execution unit performs encryption / decryption of data. In the embodiment with multiple execution units, multiple blocks of data are simultaneously encrypted or decrypted. In still other embodiments, the co-processor may reside within the processor such that communications between the co-processor and the processor are internal to the processor. In one embodiment, the co-processor is implemented in a network card as an inline processor so that communications between a processor on the network card and the co-processor occur via a peripheral bus (e.g., a PCI bus), alternative embodiments implement the co-processor in a router (e.g., in a line card), in a switch, in a server, or even in a personal computer.

[0042] Figure 3 illustrates a typical computer system 300 in which the present invention operates. The computer system is used for, implementing the DES algorithm. One embodiment of the present invention is implemented using personal computer (PC) architecture. It will be apparent to those of ordinary skill in the art that alternative computer system architectures or other processor, programmable or electronic-based devices may also be employed.

[0043] In general, the computer systems illustrated by Figure 3 includes a processing unit 302 coupled through a bus 301 to a system memory 313. System memory 313 comprises a read only memory (ROM) 304, and a random access memory (RAM) 303. ROM 304 comprises Basic Input Output System (BIOS) 316, and RAM 303

comprises operating system 303, application programs 320, agent 322, and program data 324.

[0044] Computer system 300 includes mass storage device 307, input devices 306 and display device 305 coupled to processing unit 302 via bus 301. Mass storage device

307 represents a persistent data storage device, such as a floppy disk drive, fixed disk drive (e.g., magnetic, optical, magneto-optical, or the like), or streaming tape drive. Mass storage device stores program data 330, application programs 328, and operating system 326. Application programs 328 may include agent software 322. Processing unit 302 may be any of a wide variety of general purpose processors or microprocessors (such as the Pentium® processor manufactured by Intel® Corporation), a special purpose processor, or even a specifically programmed logic device.

[0045] In one embodiment, the processing unit 302 communicates with co-processor 303 and sends co-processor 303 one or more commands to compute an encryption / decryption of a data block. Co-processor 303 encrypts and / or decrypts the data block in accordance with the flow diagram illustrated in Figure 2, and provides processing unit 302 with the result of the encryption / decryption. In one embodiment, co-processor 303 comprises one or more execution units (not shown), wherein each execution unit performs the functions illustrated in Figure 2.

devices 306 such as a keyboard or mouse are coupled to bus 301 for communicating information and command selections to processor 302. Also coupled to processor 302 through bus 301 are one or more network devices 308 that can be used to control and transfer data to electronic devices (printers, other computers, etc.) connected to

[0046] Display device 305 provides graphical output for computer system 300. Input

computer 300. Network device 308 connects computer system 300 to a network, and may include Ethernet devices, phone jacks and satellite links.

[0047] Thus, a method and apparatus have been disclosed for implementing the DES algorithm. While there has been illustrated and described what are presently considered to be example embodiments of the present invention, it will be understood by those skilled in the art that various other modifications may be made, and equivalents may be substituted, without departing from the true scope of the invention. Additionally, many modifications may be made to adapt a particular situation to the teachings of the present invention without departing from the central inventive concept described herein. Therefore, it is intended that the present invention not be limited to the particular embodiments disclosed, but that the invention include all embodiments falling within the scope of the appended claims.